

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
16 October 2003 (16.10.2003)

PCT

(10) International Publication Number  
**WO 03/085672 A1**

(51) International Patent Classification<sup>7</sup>: **G11C 8/12**

(21) International Application Number: **PCT/KR03/00722**

(22) International Filing Date: **10 April 2003 (10.04.2003)**

(25) Filing Language: **English**

(26) Publication Language: **English**

(30) Priority Data:  
10-2002-0019394 10 April 2002 (10.04.2002) KR  
10-2002-0019395 10 April 2002 (10.04.2002) KR  
10-2002-0019444 10 April 2002 (10.04.2002) KR  
10-2003-0018104 24 March 2003 (24.03.2003) KR

(71) Applicant (for all designated States except US): **HYNIX SEMICONDUCTOR INC.** [KR/KR]; San 136-1, Ami-ri, Bubal-eub, Ichon-shi, 467-860 Kyongki-do (KR).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **CHUN, Jun-Hyun** [KR/KR]; San 136-1, Ami-ri, Bubal-eub, Ichon-shi, 467-860 Kyongki-do (KR).

(74) Agent: **SHINSUNG PATENT FIRM**; Haecheon Bldg., 741-40, Yeoksam 1-dong, Kangnam-gu, Seoul 135-924 (KR).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **MEMORY CHIP ARCHITECTURE HAVING NON-RECTANGULAR MEMORY BANKS AND METHOD FOR ARRANGING MEMORY BANKS**



(57) Abstract: A semiconductor memory device having semiconductor memory chips, each semiconductor memory chip includes a plurality of memory banks capable of independently to be accessed, each memory bank having a plurality of memory blocks, wherein at least two memory blocks, which are neighbored each other in the same memory bank, have the different number of unit memory blocks, so that each bank has a non-rectangular shape.



WO 03/085672 A1

MEMORY CHIP ARCHITECTURE HAVING NON-RECTANGULAR MEMORY  
BANKS AND METHOD FOR ARRANGING MEMORY BANKS

Field of the Invention

5

The present invention relates to a semiconductor memory device; and, more particularly, to a semiconductor memory chip architecture of memory banks, each having a plurality of memory blocks, and pads/control blocks and a method for arranging the memory blocks on the memory bank in a semiconductor memory device in a space effective manner.

Description of Related Art

15

As well known, a semiconductor memory device is generally provided with a semiconductor memory chip and a package. The semiconductor memory chip has a plurality of memory banks, each memory bank to be independently accessed. Typically, the memory device consists of, e.g., four memory banks and each memory bank consists of, e.g., four memory blocks. Each memory block includes a plurality of memory cells arranged in a matrix and selected by the same X-decoder and Y-decoder.

25

Fig. 1 is a plane view showing a typical memory bank in the semiconductor memory chip. For example, a 256-Mbit semiconductor memory chip is illustrated.

30

As shown, the semiconductor memory chip includes 16 memory blocks MBs, each having a square or a rectangular shape, and four memory blocks are assigned as one memory bank Bank\_0, Bank\_1, Bank\_2 or Bank\_3. Each of the memory banks Bank\_0, Bank\_1, Bank\_2 or Bank\_3 is also structured with a rectangular shape. Each memory block MB consists of a plurality of unit cells corresponding to 16 Mbits. The unit cells are grouped as four unit memory blocks UMBs and each unit memory block UMB corresponds to 4-Mbit memory

35

block. Each memory block includes an X-decoder along an X-axis and a Y-decoder along a Y-axis so as to select one of memory cells.

5 A plurality of pads 12 and a control block 14 should be disposed in the semiconductor memory chip area except the memory blocks. The pads 12 and the control block 14 are disposed along the X-axis in the center of the semiconductor memory chip 10 according to the prior art as shown in Fig. 1. As well known, the pads are employed for  
10 transferring signals to external circuits of the semiconductor memory chip 10 and the control block 14 controls data input/output from the memory cells in response to a control signal applied from an external circuit.

15 Fig. 2 is a schematic plane view showing a relationship between a semiconductor memory chip having an increased size and a conventional package.

A reference numeral 20 represents the conventional package which, for example, is used in implementation of  
20 256-Mbit semiconductor memory device. A reference numeral 22 represents a memory bank array of 512-Mbit semiconductor memory chip designed by using the same design rule used in the 256-Mbit.

As shown, for example, the 512-Mbit semiconductor  
25 memory chip having 16 memory blocks MBs are arranged in the conventional package with the same design rule according to the standard package rule of the joint electron device engineering council (JEDEC). However, as the storage capacity of semiconductor memory chip is increased, e.g.,  
30 from 256 Mbits to 512 Mbits, the semiconductor memory chip size is significantly increased under the same design rule. As a result, the size-increased 16 memory blocks of 512-Mbit semiconductor memory chip cannot be arranged in the conventional package as shown in Fig. 2. Accordingly, in  
35 order to arrange the semiconductor memory chip in the same package, a design rule of a higher technology should be

applied. However, higher cost and time are required in order to develop such a higher technology design rule, so that there is a problem that a memory manufacturer cannot properly and timely supply a semiconductor memory chip  
5 having a more increased storage capacity to the required system.

Furthermore, when the semiconductor memory chip has a square shape, that is, a ratio of horizontal length to vertical length in the chip becomes 1:1, the numbers of  
10 semiconductor memory chips to be obtained from a wafer are maximized. However, if, as shown in Fig. 2, the semiconductor memory chip is formed in such a manner that the ratio of horizontal length to vertical length in the semiconductor memory chip becomes larger, the numbers of  
15 chips to be obtained from the wafer may be significantly decreased.

#### Summary of the Invention

20 It is, therefore, an object of the present invention to provide a semiconductor memory device capable of highly integrating memory chip without developing a high technology in accordance with the present invention.

In accordance with an aspect of the present invention,  
25 there is provided a semiconductor memory device having semiconductor memory chips, each semiconductor memory chip comprising: a plurality of memory banks to be independently accessed, each memory bank having a plurality of memory blocks, wherein at least two memory blocks, which are  
30 neighbored each other in the same memory bank, have the different number of unit memory blocks, so that each bank has a non-rectangular shape.

In accordance with another aspect of the present invention, there is provided a semiconductor memory device  
35 having a semiconductor memory chip divided into 18 regions having an equal area in a 3 rows X 6 columns array, the

semiconductor memory chip comprising: a first memory bank including memory blocks arranged at one region selected from a 2<sup>nd</sup> row X 1<sup>st</sup> column region, a 2<sup>nd</sup> row X 2<sup>nd</sup> column region and a 2<sup>nd</sup> row X 3<sup>rd</sup> column region and at a 1<sup>st</sup> row X 1<sup>st</sup> column region, a 1<sup>st</sup> row X 2<sup>nd</sup> column region and a 1<sup>st</sup> X 3<sup>rd</sup> column region; a second memory bank including memory blocks arranged at one region selected from a 2<sup>nd</sup> row X 1<sup>st</sup> column region, a 2<sup>nd</sup> row X 2<sup>nd</sup> column region and a 2<sup>nd</sup> row X 3<sup>rd</sup> column region and at a 3<sup>rd</sup> row X 1<sup>st</sup> column region, a 3<sup>rd</sup> row X 2<sup>nd</sup> column region and a 3<sup>rd</sup> X 3<sup>rd</sup> column region; a third memory bank including memory blocks arranged at one region selected from a 2<sup>nd</sup> row X 4<sup>th</sup> column region, a 2<sup>nd</sup> row X 5<sup>th</sup> column region and a 2<sup>nd</sup> row X 6<sup>th</sup> column region and at a 1<sup>st</sup> row X 4<sup>th</sup> column region, a 1<sup>st</sup> row X 5<sup>th</sup> column region and a 1<sup>st</sup> X 6<sup>th</sup> column region; a fourth memory bank including memory blocks arranged at one region selected from a 2<sup>nd</sup> row X 4<sup>th</sup> column region, a 2<sup>nd</sup> row X 5<sup>th</sup> column region and a 2<sup>nd</sup> row X 6<sup>th</sup> column region and at a 3<sup>rd</sup> row X 4<sup>th</sup> column region, a 3<sup>rd</sup> row X 5<sup>th</sup> column region and a 3<sup>rd</sup> X 6<sup>th</sup> column region; and pads and control blocks arranged at one region selected from the 2<sup>nd</sup> row X 1<sup>st</sup> column region, the 2<sup>nd</sup> row X 2<sup>nd</sup> column region, the 2<sup>nd</sup> row X 3<sup>rd</sup> column region, the 2<sup>nd</sup> row X 4<sup>th</sup> column region, the 2<sup>nd</sup> row X 5<sup>th</sup> column region and the 2<sup>nd</sup> row X 6<sup>th</sup> column region.

In accordance with further another aspect of the present invention, there is provided a method for arranging memory blocks to a semiconductor memory chip in a semiconductor device, comprising of: configuring a plurality of memory blocks with a plurality of neighboring unit memory blocks; and configuring a plurality of memory banks with the neighboring memory blocks, wherein at least two memory blocks have different numbers of unit memory blocks each other in the same bank so that each memory bank has a non-rectangular shape.

### Brief Description of the Drawings

The above and other objects and features of the instant invention will become apparent from the following description of preferred embodiments taken in conjunction  
5 with the accompanying drawings, in which:

Fig. 1 is a plane view showing a typical memory bank array in the semiconductor memory chip;

Fig. 2 is a schematic plane view showing a relation  
10 between a 512-Mbit semiconductor memory chip and a conventional package;

Fig. 3 is a plane view showing a 512-Mbit DDR SDRAM chip in accordance with the first embodiment of the present invention;

Fig. 4A is a schematic plane view showing a relation  
15 between a 512-Mbit semiconductor memory chip having a conventional bank array and a conventional package;

Fig. 4B is a schematic plane views showing a relation  
20 between a 512-Mbit semiconductor memory chip having a bank array in accordance with the present invention and a conventional package;

Figs. 5A and 5B are schematic plane views showing relations between the semiconductor memory chip and the package by changing positions of the 48-Mbit memory block and the control block in the first embodiment of the  
25 present invention;

Fig. 6 is a plane view showing a semiconductor memory chip, e.g., a 512-Mbit DDR SDRAM, in accordance with the second embodiment of the present invention;

Fig. 7 is a schematic plane view showing a relation  
30 between a semiconductor memory chip and a conventional package satisfying a conventional package size in accordance with the second embodiment of the present invention;

Figs. 8A and 8B are schematic plane view showing relations between the semiconductor memory chip and the  
35

package by changing positions of the control blocks in Fig. 7;

Fig. 9 is a plane view illustrating a 512-Mbit DDR SDRAM chip in accordance with a third embodiment of the present invention;

Fig. 10 is a schematic plane view showing a relation between the semiconductor memory chip in Fig. 9 and a conventional package;

Figs. 11A and 11B are schematic plane views showing relations between the semiconductor memory chip and the package by changing positions of the first and second control blocks in accordance with the third embodiment of the present invention;

Fig. 12 is a schematic plane view showing interconnection between power lead frames and pads to be wire-bonded each other in accordance with the second embodiment of the present invention shown in Fig. 6; and

Fig. 13 is a plane view showing a configuration of data wires in accordance with the second embodiment of the present invention shown in Fig. 6.

#### Detailed Description of the Invention

Hereinafter, a semiconductor memory device capable of packaging a semiconductor memory chip having an increased storage capacity in a conventional package in accordance with the present invention will be described in detail referring to the accompanying drawings.

For the sake of convenience, a 512-Mbit double data rate synchronous dynamic random access memory (DDR SDRAM) will be described as an example.

##### 1) First Embodiment

Fig. 3 is a plane view showing the 512-Mbit DDR SDRAM (hereinafter, referred to as a semiconductor memory chip) in accordance with the first embodiment of the preset

invention.

As shown, the semiconductor memory chip includes 12 memory blocks MB\_0 to MB\_11 and each memory block includes an X-decoder along an X-axis and a Y-decoder along a Y-axis for selecting one of memory cells contained in each memory block. Herein the Y-axis is typically shorter than the X-axis. Each of memory banks includes three memory blocks MBs and the semiconductor memory chip includes four memory banks Bank\_0, Bank\_1, Bank\_2 and Bank\_3, which each memory bank can independently input and output data in one of the memory cells therein.

One of memory bank Bank\_0 includes three memory blocks MB\_0 to MB\_2. A first memory block MB\_0 includes six unit memory blocks UMBs, which each unit memory block has an 8-Mbit memory cells. Thus, the first memory block MB\_0 corresponds to a 48-Mbit memory block. Second and third memory blocks MB\_1 and MB\_2 includes five unit memory blocks, respectively, so that each of the second and third memory block MB\_1 and MB\_2 corresponds to a 40-Mbit memory block. Configurations of another three banks Bank\_1, Bank\_2 and Bank\_3 are similar to that of the first bank Bank\_0. Accordingly, each of memory banks has a non-rectangular shape.

The X-decoder, which is in the 48-Mbit memory block, is formed between the fifth unit memory block and the sixth unit memory block in the successively formed six unit memory blocks to have a similar design with a neighboring 40-Mbit memory block. The X-decoder in the 48-Mbit memory block has two driving terminals (not shown in Fig. 3) in order to drive the 48-Mbit memory block by the X-decoder in the 48-Mbit memory block. One driving terminal is used to drives the 40-Mbit memory block having five unit memory blocks and another driving terminal is used to drives the remaining 8-Mbit unit memory block. The 48-Mbit memory block can be arranged at any memory block.

As shown in Fig. 3, the first bank Bank\_0 is arranged



on a second quadrant and the second bank Bank\_1 is arranged on a third quadrant. The third bank Bank\_2 is arranged on a first quadrant and the fourth bank Bank\_3 is arranged on a fourth quadrant. The 48-Mbit memory blocks in the first and second banks Bank\_0 and Bank\_1 are arranged at a left-most region thereof and the 48-Mbit memory blocks in the third and the fourth banks Bank\_2 and Bank\_3 are arranged at a right-most region thereof.

As shown, there is no space to provide pads and a control block between the 48-Mbit memory blocks, e.g., MB\_0 and MB\_3 or MB\_8 and MB\_11, which are vertically adjacent to each other. Since there is enough space 30 between the 40-Mbit memory blocks, which are vertically opposite, the pads 120 and the control block 140 are arranged therebetween. Namely, the pads 120 and the control block 140 are horizontally arranged at a center region of the semiconductor memory chip. When an X-axis is divided by 6 regions, the pads 120 and the control block 140 are arranged at the center region, i.e., only from a second region to a fifth region.

Fig. 4A is a schematic plane view showing a relation between a 512-Mbit semiconductor memory chip having a conventional bank array and a conventional package, and Fig. 4B is a schematic plane views showing a relation between a 512-Mbit semiconductor memory chip having a bank array in accordance with the present invention and a conventional package.

As shown, when the same design rule is applied, the first embodiment of present invention satisfies the conventional package size, however, as shown in Fig. 4A, the prior art does not satisfy the package.

Figs. 5A and 5B are schematic plane views showing relations between the semiconductor memory chip and the package by changing positions of the 48-Mbit memory block and the control block in the first embodiment of the present invention. Fig. 5A shows that each 48-Mbit memory

block in each memory bank is arranged at a center of the semiconductor memory chip and Fig. 5B shows that the 48-Mbit memory blocks are arranged between each 40-Mbit memory blocks in each memory bank. Herein, even if the pads 120 and the control block 140 are arranged by being divided to 2 or 3 regions, Figs. 5A and 5B show that the semiconductor memory chips meet the conventional package size. Also, compared with the prior art, the number of chips to be obtained per one wafer is increased in accordance with the present invention because the ratio of X-axis length to Y-axis length is decreased.

## 2) Second Embodiment

Fig. 6 is a plane view showing a semiconductor memory chip, e.g., a 512-Mbit DDR SDRAM, in accordance with the second embodiment of the present invention.

As shown, the semiconductor memory chip is vertically divided into 3 regions and horizontally divided into 6 regions. That is, the semiconductor memory chip is divided to a 3 X 6 block array having 18 regions. Herein, a length of a horizontal axis (hereinafter, referred to as an X-axis) of the semiconductor memory chip is longer than that of a vertical axis (Hereinafter, referred to as a Y-axis) thereof.

In middle regions of the Y-axis, a (2,1) region, which corresponds to a region of a second row and a first column in the 18 regions, is divided to two regions, (2a,1a) and (2b,1b). Also, a region (2,3), which corresponds to the second row and the third column, is divided into two regions, (2a,3a) and (2b,3b). The divided upper regions (2a,1a) and (2a,3a) are included in a first bank Bank\_0 together with (1,1), (1,2) and (1,3) regions. The divided lower regions (2b,1b) and (2b,3b) are included in a second bank Bank\_1 together with (3,1), (3,2) and (3,3) regions. Accordingly, the first and second bank Bank\_0 and Bank\_1 have a non-rectangular shape different from that of the

prior art. A first control block is arranged at a (2,2) region to control the first and second memory banks.

A third bank Bank\_2 and a fourth bank Bank\_3 have the same configuration with the first and second banks Bank\_0 and Bank\_1. In middle regions, a (2,4) region is divided to two regions, (2a,4a) and (2b, 4b), and a region (2,6) is divided to two regions, (2a,6a) and (2b,6b). The divided upper regions (2a,4a) and (2a,6a) are included in the third bank Bank\_2 together with (1,4), (1,5) and (1,6) regions. The divided lower regions (2b,4b) and (2b, 6b) are included in the fourth bank Bank\_3 together with (3,4), (3,5) and (3,6) regions. Accordingly, the third and fourth banks Bank\_2 and Bank\_3 have a non-rectangular shape different from that of the prior art. A plurality of pads are arranged between the first bank Bank\_0 and the second bank Bank\_1 and between the third bank Bank\_2 and the fourth bank Bank\_3. Also, a second control block is arranged at a (2,5) region to control the third and fourth memory banks, Bank\_2 and Bank\_3.

The first memory bank Bank\_0 includes a first memory block of 48 Mbits arranged in the regions (1,1) and (2a,1a), a second memory block of 32 Mbits arranged in the region (1, 2), and a third memory block of 48 Mbits arranged in the regions (1,3) and (2a,3a). In the first memory block, four unit memory blocks, which one of unit memory blocks corresponds to 8-Mbit memory block, are arranged in the region (1,1) and two unit memory block is arranged in the region (2a,1a).

Since the configuration of the second to fourth memory banks Bank\_1 to Bank\_3 is similar to that of the first memory bank, a detailed description of the configuration thereof will be omitted.

Since each memory bank includes two 48-Mbit memory blocks and one 32-Mbit memory block, each memory bank has a non-rectangular shape. And, the second embodiment of the present invention satisfies a conventional package size

without developing an improved design rule.

Fig. 7 is a schematic plane view showing a relation between the semiconductor memory chip and the conventional package satisfying a conventional package size in accordance with the second embodiment of the present invention even if the same design rule with the prior art applied. Also, the numbers of semiconductor memory chips to be obtained per one wafer can be increased because a ratio of X-axis to Y-axis is decreased.

Each memory block includes a pair of an X-decoder and a Y-decoder. The X-decoder, which is in the 48-Mbit memory block, is formed between the fourth unit memory block and the fifth unit memory block in the successively formed six unit memory blocks to have a similar design with a neighboring 32-Mbit memory block. In order to drive the 48-Mbit memory block with the X-decoder in the 48-Mbit memory block, the X-decoder has two driving terminals (not shown). One driving terminal is used to drives the 32-Mbit memory block having four unit memory blocks and another driving terminal is used to drives the remaining 16-Mbit memory block.

A plurality of pads PAD are arranged between the first memory bank Bank\_0 and the second memory bank Bank\_1, and between the third memory bank Bank\_2 and the fourth memory bank Bank\_3, by being taken along the X-axis.

Figs. 8A and 8B are schematic plane view showing relations between the semiconductor memory chip and the package by changing positions of the control blocks in Fig. 7. The first control block is arranged at a (2,1) region and the second control block is arranged at a (2,6) region as shown in Fig. 8A and the first control block and the second control block are arranged at (2,3) and (2,4) regions in Fig. 8B different from that of Fig. 7.

Also, the first to fourth memory banks Bank\_0 to Bank\_1 in the Figs. 8A and 8B have a non-rectangular shape and meet a conventional package size.

### 3) Third Embodiment

Fig. 9 is a plane view illustrating a 512-Mbit DDR SDRAM chip in accordance with a third embodiment of the present invention.

5 As shown, the semiconductor memory chip is vertically divided by 3 and horizontally divided by 6. That is, the semiconductor memory chip is equally divided to a 3 X 6 block array having 18 regions. Herein, a length of a horizontal axis (hereinafter, referred to as an X-axis) of  
10 the semiconductor memory chip is longer than that of a vertical axis (Hereinafter, referred to as a Y-axis) thereof. Each memory block is arranged at 16 regions and one bank consists of four memory blocks, which are adjacent each other. First and second control blocks are arranged  
15 at another two regions.

Four 32-Mbit memory blocks, each having four 8-Mbit unit memory blocks, are arranged at (1,1), (1,2), (1,3) and (2,1) regions, respectively, in a first bank Bank\_0. Even though each 32-Mbit memory block has a rectangular shape,  
20 the first bank Bank\_0 consisting of four memory blocks has a non-rectangular shape different from that of the conventional bank.

Four 32-Mbit memory blocks are arranged at (2,3), (3,1), (3,2) and (3,3) regions, respectively, in a second  
25 bank Bank\_1. Even though each 32-Mbit memory block has a rectangular shape, the second bank Bank\_1 consisting of four memory blocks has also a non-rectangular shape different from that of the conventional bank. The first control block is arranged at a (2,2) region surrounded by  
30 the first bank Bank\_0 and the second bank Bank\_1.

The third memory bank Bank\_2 and the fourth memory bank Bank\_3 are similarly arranged with the first and the second memory bank Bank\_0 and Bank\_1. The second control block is arranged at a (2,5) region surrounded by the third  
35 bank Bank\_2 and the fourth bank Bank\_3.

And, each memory block includes a pair of an X-decoder

along the X-axis and a Y-decoder along the Y-axis. The vertically adjacent 32-Mbit memory blocks, which are belong to the same bank, shares the X-decoder each other.

5 A plurality of pads are arranged between the first bank Bank\_0 and the second bank Bank\_1 and between the third bank Bank\_2 and the fourth bank Bank\_3 by being taken along the center of the semiconductor memory chip.

Namely, one bank consists of four 32-Mbit memory blocks and a shape thereof has a non-rectangular shape.

10 Fig. 10 is a schematic plane view showing the semiconductor memory chip in Fig. 9 and a conventional package, satisfying a conventional package size in accordance with the third embodiment of the present invention.

15 Figs. 11A and 11B are schematic plane views showing relations between the semiconductor memory chip and the package by changing positions of the first and second control blocks in accordance with the third embodiment of the present invention.

20 As shown in Fig. 11A, the first control block is arranged at a (2,1) region and the second control block is arranged at a (2,6) region different from the array in Fig. 9. Also, the first control block may be arranged at a (2,3) region and the second control block is arranged at a (2,4) region as shown in Fig. 11B. In accordance with the third embodiment of the present invention, the memory banks Bank\_0 to Bank\_3 have a non-rectangular shape and the semiconductor memory chip meets a conventional package size, so that there is no need to expand the X-axis of the package for the semiconductor memory chip having an increased storage capacity when the same rule is applied.

30 As the memory bank is fabricated with a non-rectangular shape instead of a regulated rectangular shape, a semiconductor memory chip having an increased storage capacity can satisfy the conventional package size. Therefore, a semiconductor memory chip of a high efficiency

with a low cost can be fabricated.

Hereinafter, an array of a plurality of pads, power wires and data wires to be applied in the structure mentioned above will be described.

5        Fig. 12 is a schematic plane view showing interconnection between power lead frames and pads to be wire-bonded each other in accordance with the second embodiment of the present invention shown in Fig. 6.

Reference symbols 1a, 1b and 1c represent the lead  
10 frames for VSS, and reference symbols 2a, 2b and 2c represent the lead frames for VDD. Also, a reference symbol 3 represents a pad and a reference symbol 4 represents a wire.

Generally, a SDRAM has package pins of three pairs of  
15 VDD and VSS. As shown in Fig. 12, the power lead frames are configured at left and right sides and a middle portion of the semiconductor memory chip. And, the lead frames 1b and 2b positioned at the middle portion of the semiconductor memory chip is formed to be wire-bonded with three pairs of  
20 VDD and VSS by bi-directionally expanding the lead frame to the X-axis. In Fig. 6, there is no need to form a power bus for the lead frame between the regions (2a,3a) and (2b,3b), and between the regions (2a,4a) and (2b,4b). Also, the above lead frame can be applied to the embodiments of Figs.  
25 3 and 9.

The power wires configured in a wafer level of the chip is structured in a plane mesh type over the memory blocks of the chip. If the power wires or signal wires are configured between output wires of the Y-decoder, the power  
30 wires or the signal wires can be connected with between the first control block and the second control block. Therefore, there is no need to form the power wires or the signal wires between the regions (2a,3a) and (2b,3b), and between the regions (2a,4a) and (2b,4b), so that a space  
35 occupied by the pads and the control blocks can be reduced.

Fig. 13 is a plane view showing a configuration of  
14

data wires in accordance with the second embodiment of the present invention shown in Fig. 6.

Generally, the data wire of a memory array is connected to a sense amplifier in the Y-decoder. The data  
5 wires for each memory bank are joined to a global data wire. At this time, in order to reduce a data delay due to the wire, a left data wire 7a of each memory bank is connected to a left data pad 3a and a right data wire 7b of each memory bank is connected to a right data pad 3b as  
10 shown in Fig. 13.

Since the semiconductor memory chip has memory banks of a non-rectangular shape with plane, a semiconductor memory device having an increased storage capacity can be applied to the conventional package without developing an  
15 improved design rule. Namely, the semiconductor memory chip can be provided with a low cost.

Also, since there is no need to expand the package size, i.e., specially X-axis, in order to obtain the semiconductor memory chip of a high storage capacity, there  
20 is an effect reducing a ratio between the X-axis and the Y-axis of the semiconductor memory chip. Therefore, the number of chips to be obtained per the wafer is increased.

Furthermore, since the number of X-decoders for each memory bank can be reduced, an area occupied by the X-  
25 decoders can be reduced.

While the present invention has been described with respect to the particular embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit  
30 and scope of the invention as defined in the following claims.



What is claimed is:

1. A semiconductor memory device having semiconductor memory chips, each semiconductor memory chip comprising:  
5 a plurality of memory banks capable of independently to be accessed, each memory bank having a plurality of memory blocks, wherein at least two memory blocks, which are adjacent each other in the same memory bank, have the different number of unit memory blocks, so that each bank  
10 has a non-rectangular shape.

2. The semiconductor memory device as recited in claim 1, further comprising a plurality of pads and control blocks arranged in a vacant space between neighboring  
15 memory banks.

3. The semiconductor memory device as recited in claim 1, wherein each of memory blocks includes a pair of X-decoder and Y-decoder.  
20

4. The semiconductor memory device as recited in claim 1, wherein each memory bank includes odd numbers of memory blocks.

25 5. The semiconductor memory device as recited in claim 1, wherein a total memory region of the semiconductor memory chip is divided into four memory banks, wherein four memory banks are arranged to the first, second, third and fourth quadrants of the semiconductor memory chip,  
30 respectively.

6. The semiconductor memory device as recited in claim 5, wherein each memory bank includes:

a first memory block having first numbers of unit  
35 memory blocks;

a second memory block having second numbers of unit

memory blocks, which is smaller than that of the first memory blocks; and

a third memory block having the second numbers of unit memory blocks.

5

7. The semiconductor memory device as recited in claim 6, wherein the first memory blocks of memory banks arranged in the second and third quadrants are arranged at a left-most region of the semiconductor memory chip and the first  
10 memory block of banks arranged in the first and fourth quadrants is arranged at a right-most region of the semiconductor memory chip.

8. The semiconductor memory device as recited in claim  
15 7, further comprising a plurality of pads and control blocks arranged between the neighboring second memory blocks, which belong to different memory banks, wherein the pads are arranged between the neighboring first memory blocks.

20

9. The semiconductor memory device as recited in claim 6, wherein each first memory block of each memory bank is arranged by being neighbored in a central region of the semiconductor memory chip.

25

10. The semiconductor memory device as recited in claim 9, further comprising a plurality of pads and control blocks arranged between the neighboring second memory blocks, which belong to different memory banks, wherein the  
30 pads are arranged between the neighboring first memory blocks.

11. The semiconductor memory device as recited in claim 6, wherein each first memory block of each memory  
35 bank is arranged in a central region of each bank, respectively.

12. The semiconductor memory device as recited in claim 11, further comprising a plurality of pads and control blocks arranged between the neighboring second memory blocks, which belong to different memory banks, wherein the pads are arranged between the neighboring first memory blocks.

13. The semiconductor memory device as recited in claim 6, wherein each of the first, second and third memory blocks has a pair of X-decoder and Y-decoder, respectively, and a final driving terminal of the X-decoder in the first memory blocks is separated into two driving terminals.

14. The semiconductor memory device as recited in claim 6, wherein the first memory block includes six 8-Mbit unit memory blocks and the second and the third memory blocks includes five 8-Mbit unit memory blocks.

15. The semiconductor memory device as recited in claim 5, wherein each memory bank includes:

a first memory block having a first numbers of unit memory blocks;

a second memory block having a second numbers of unit memory blocks, which is smaller than that of the first memory block; and

a third memory block having the first numbers of unit memory blocks.

16. The semiconductor memory device as recited in claim 15, wherein the second memory blocks of memory banks arranged in the second and third quadrants are arranged at a left-most region of the semiconductor memory chip and the second memory blocks of banks arranged in the first and fourth quadrants are arranged at a right-most region of the semiconductor memory chip.

17. The semiconductor memory device as recited in claim 16, further comprising a plurality of pads and control blocks arranged between the neighboring second memory blocks, which belong to different memory banks, wherein the pads are further arranged between the neighboring first memory blocks.

18. The semiconductor memory device as recited in claim 15, wherein each second memory block of each memory bank is arranged by being neighbored in a central region of the semiconductor memory chip.

19. The semiconductor memory device as recited in claim 18, further comprising a plurality of pads and control blocks arranged between the neighboring second memory blocks, which belong to different memory banks, wherein the pads are further arranged between the neighboring first memory blocks.

20. The semiconductor memory device as recited in claim 15, wherein each second memory block of each memory bank is arranged in a central region of each bank, respectively.

21. The semiconductor memory device as recited in claim 20, further comprising a plurality of pads and control blocks arranged between the neighboring second memory blocks, which belong to different memory banks, wherein the pads are further arranged between the neighboring first memory blocks.

22. The semiconductor memory device as recited in claim 15, wherein each of the first, second and third memory blocks has a pair of X-decoder and Y-decoder, respectively, and a final driving terminal of the X-decoder in the first and the third memory blocks is separated into

two driving terminals.

23. The semiconductor memory device as recited in claim 15, wherein each of the first and the third memory blocks includes six 8-Mbit unit memory blocks and the second memory blocks includes five 8-Mbit unit memory blocks.

24. A semiconductor memory device having a semiconductor memory chip divided into 18 regions having an equal area in a 3 rows X 6 columns array, the semiconductor memory chip comprising:

a first memory bank including memory blocks arranged at one region selected from a 2<sup>nd</sup> row X 1<sup>st</sup> column region, a 2<sup>nd</sup> row X 2<sup>nd</sup> column region and a 2<sup>nd</sup> row X 3<sup>rd</sup> column region and at a 1<sup>st</sup> row X 1<sup>st</sup> column region, a 1<sup>st</sup> row X 2<sup>nd</sup> column region and a 1<sup>st</sup> X 3<sup>rd</sup> column region;

a second memory bank including memory blocks arranged at one region selected from a 2<sup>nd</sup> row X 1<sup>st</sup> column region, a 2<sup>nd</sup> row X 2<sup>nd</sup> column region and a 2<sup>nd</sup> row X 3<sup>rd</sup> column region and at a 3<sup>rd</sup> row X 1<sup>st</sup> column region, a 3<sup>rd</sup> row X 2<sup>nd</sup> column region and a 3<sup>rd</sup> X 3<sup>rd</sup> column region;

a third memory bank including memory blocks arranged at one region selected from a 2<sup>nd</sup> row X 4<sup>th</sup> column region, a 2<sup>nd</sup> row X 5<sup>th</sup> column region and a 2<sup>nd</sup> row X 6<sup>th</sup> column region and at a 1<sup>st</sup> row X 4<sup>th</sup> column region, a 1<sup>st</sup> row X 5<sup>th</sup> column region and a 1<sup>st</sup> X 6<sup>th</sup> column region;

a fourth memory bank including memory blocks arranged at one region selected from a 2<sup>nd</sup> row X 4<sup>th</sup> column region, a 2<sup>nd</sup> row X 5<sup>th</sup> column region and a 2<sup>nd</sup> row X 6<sup>th</sup> column region and at a 3<sup>rd</sup> row X 4<sup>th</sup> column region, a 3<sup>rd</sup> row X 5<sup>th</sup> column region and a 3<sup>rd</sup> X 6<sup>th</sup> column region; and

pads and control blocks arranged at one region selected from the 2<sup>nd</sup> row X 1<sup>st</sup> column region, the 2<sup>nd</sup> row X 2<sup>nd</sup> column region, the 2<sup>nd</sup> row X 3<sup>rd</sup> column region, the 2<sup>nd</sup> row X 4<sup>th</sup> column region, the 2<sup>nd</sup> row X 5<sup>th</sup> column region and

the 2<sup>nd</sup> row X 6<sup>th</sup> column region.

25. The semiconductor device as recited in claim 24,  
wherein a X-decoder between the neighboring memory blocks  
5 in the same memory bank is shared each other.

26. The semiconductor device as recited in claim 24,  
wherein the pads are arranged between the first and second  
banks and the third and fourth banks.

10

27. A method for arranging memory blocks to a  
semiconductor memory chip in a semiconductor device,  
comprising of:


15 configuring a plurality of memory blocks with a  
plurality of neighboring unit memory blocks; and

20 configuring a plurality of memory banks with the  
neighboring memory blocks, wherein at least two memory  
blocks have different numbers of unit memory blocks each  
other in the same bank so that each memory bank has a non-  
rectangular shape.

28. The method as recited in claim 27, wherein pads  
and control blocks are arranged between the memory blocks  
relatively having smaller number of unit memory blocks.

25

FIG. 1  
(PRIOR ART)



2/16


FIG. 2  
(PRIOR ART)



FIG. 3




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B






FIG. 7




FIG. 8A






FIG. 8B




FIG. 9




FIG. 10




FIG. 11A





FIG. 11B



16/16  
FIG. 12





FIG. 13



# INTERNATIONAL SEARCH REPORT

.....national application No.  
PCT/KR03/00722

## A. CLASSIFICATION OF SUBJECT MATTER

IPC7 G11C 8/12

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G11C 7/00, G11C 5/02, G11C 8/12, G11C 11/34, H01L 27/10

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
Korean Patents and applications for inventions since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6320779 B1(MICRON) 20 NOVEMBER 2001 See the whole document	1-26
A	US 5880987 A(MICRON) 9 MARCH 1999 See the whole document	1-26
A	US 5781495 A(MITSUBISHI) 14 JULY 1998 See the whole document	1-26
A	US 6121677 A(SAMSUNG) 19 SEPTEMBER 2000 See the whole document	1-26
A	KR 1999-0041456 A(SAMSUNG) 15 JUNE 1999 See the whole document	1-26
A	KR 1999-0040435 A(SAMSUNG) 5 JUNE 1999 See the whole document	1-26

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family


Date of the actual completion of the international search

22 JULY 2003 (22.07.2003)

Date of mailing of the international search report

23 JULY 2003 (23.07.2003)

Name and mailing address of the ISA/KR

 Korean Intellectual Property Office  
920 Dunsan-dong, Seo-gu, Daejeon 302-701,  
Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

HAN, Choong Hee

Telephone No. 82-42-481-5700

